proc_data_emul.proc_data_emul_arc Architecture Reference

Pattern generator to fill proc data buffers. More...

Inheritance diagram for proc_data_emul.proc_data_emul_arc:

Inheritance graph
[legend]
Collaboration diagram for proc_data_emul.proc_data_emul_arc:

Collaboration graph
[legend]

List of all members.


Components

loop_cnt_sh  <Entity loop_cnt_sh>
 Continous counter.

Types

datarr  array ( 1 to 8 ) of std_logic_vector ( 23 downto 0 )
datarr_l  array ( 1 to 8 ) of std_logic_vector ( 5 downto 0 )
datarr_s  array ( 1 to 8 ) of std_logic_vector ( 4 downto 0 )

Signals

data_i  datarr
data_il  datarr_l
data_is  datarr_s
data_il_n  datarr_l
data_is_n  datarr_s

Component Instantiations

cnt_data loop_cnt_sh <Entity loop_cnt_sh>


Detailed Description

Pattern generator to fill proc data buffers.

Fill proc data buffers with fixed patterns, generated with LFSRs and continously looping counters

Definition at line 55 of file proc_data_emul.vhd.


Member Data Documentation

loop_cnt_sh [Component]

Continous counter.

Definition at line 66 of file proc_data_emul.vhd.


The documentation for this class was generated from the following file:

Author: M.Niegl
Generated on Tue Nov 4 00:58:17 2008 for BCM-AAA by doxygen 1.5.7.1-20081012