cnt_ddr2_rd.vhd

Go to the documentation of this file.

--**************************************************************
--*                                                            *
--*     The source code for the ATLAS BCM "AAA" FPGA is made   *
--*     available via the GNU General Public License (GPL)     *
--*     unless otherwise stated below.                         *
--*                                                            *
--*     In case of problems/questions/bug reports etc. please  *
--*     contact michael.niegl@cern.ch                          *
--*                                                            *
--**************************************************************

--**************************************************************
--*                                                            *
--*  $Source: /local/reps/bcmfpga/bcm_aaa/bcm_aaa/ddr2/cnt_ddr2_rd.vhd,v $
--*  $Revision: 1.8.2.3 $                                          *
--*  $Name: dev $                                                 *
--*  $Author: mniegl $                                         *
--*  $Date: 2008/11/03 17:57:44 $                              *


--*                                                            *
--**************************************************************

library ieee;

use ieee.std_logic_1164.all;

use ieee.std_logic_arith.all;

use ieee.std_logic_unsigned.all;

use ieee.numeric_std.all;


entity cnt_ddr2_rd is
  port (
    RESET : in  std_logic;
    CLK   : in  std_logic;
    EN    : in  std_logic;
    DONE  : out std_logic
    );


  attribute use_dsp48                : string;

  attribute use_dsp48 of cnt_ddr2_rd : entity is "yes";
  
end cnt_ddr2_rd;


architecture cnt_ddr2_rd_arc of cnt_ddr2_rd is

  signal cnt    : std_logic_vector(23 downto 0) := (others => '0');
  signal done_i : std_logic                     := '0';
  
begin

  DONE <= done_i;


  cnt_rds : process(CLK)
  begin
    if CLK'event and CLK = '1' then
      if RESET = '1' then
        cnt    <= (others => '0');
        done_i <= '0';
      else
        if cnt = "111111111111111111111111" then
          done_i <= '1';
          cnt    <= (others => '0');
        else
          done_i <= '0';
        end if;
        if (EN = '1' and done_i = '0') then
          cnt <= cnt + 1;
        else
          cnt <= cnt;
        end if;
      end if;
    end if;
  end process cnt_rds;

end cnt_ddr2_rd_arc;

---

Author: M.Niegl

Generated on Tue Nov 4 00:47:03 2008 for BCM-AAA by  1.5.7.1-20081012