Main Page
Related Pages
Design Unit List
Files
S
earch for
Class List
Design Units
Design Unit Hierarchy
Design Unit Members
ddr2_mem_tap_logic_0 Member List
This is the complete list of members for
ddr2_mem_tap_logic_0
, including all inherited members.
CAL_CLK
ddr2_mem_tap_logic_0
[Port]
CLK
ddr2_mem_tap_logic_0
[Port]
CTRL_DUMMYREAD_START
ddr2_mem_tap_logic_0
[Port]
data_idelay_ce
ddr2_mem_tap_logic_0
[Port]
data_idelay_inc
ddr2_mem_tap_logic_0
[Port]
data_idelay_rst
ddr2_mem_tap_logic_0
[Port]
data_tap_count0
(defined in
ddr2_mem_tap_logic_0.arc_tap_logic
)
ddr2_mem_tap_logic_0.arc_tap_logic
[Signal]
data_tap_count1
(defined in
ddr2_mem_tap_logic_0.arc_tap_logic
)
ddr2_mem_tap_logic_0.arc_tap_logic
[Signal]
data_tap_count2
(defined in
ddr2_mem_tap_logic_0.arc_tap_logic
)
ddr2_mem_tap_logic_0.arc_tap_logic
[Signal]
data_tap_inc_0
ddr2_mem_tap_logic_0.arc_tap_logic
[Component Instantiation]
data_tap_inc_1
ddr2_mem_tap_logic_0.arc_tap_logic
[Component Instantiation]
data_tap_inc_2
ddr2_mem_tap_logic_0.arc_tap_logic
[Component Instantiation]
data_tap_inc_done
(defined in
ddr2_mem_tap_logic_0.arc_tap_logic
)
ddr2_mem_tap_logic_0.arc_tap_logic
[Signal]
data_tap_select
(defined in
ddr2_mem_tap_logic_0.arc_tap_logic
)
ddr2_mem_tap_logic_0.arc_tap_logic
[Signal]
ddr2_mem_data_tap_inc
ddr2_mem_tap_logic_0.arc_tap_logic
[Component]
ddr2_mem_parameters_0
(defined in
ddr2_mem_tap_logic_0
)
ddr2_mem_tap_logic_0
[Package]
ddr2_mem_tap_ctrl
ddr2_mem_tap_logic_0.arc_tap_logic
[Component]
dqs_delayed
ddr2_mem_tap_logic_0
[Port]
dqs_idelay_ce
ddr2_mem_tap_logic_0
[Port]
dqs_idelay_inc
ddr2_mem_tap_logic_0
[Port]
dqs_idelay_rst
ddr2_mem_tap_logic_0
[Port]
dqs_tap_sel_done
(defined in
ddr2_mem_tap_logic_0.arc_tap_logic
)
ddr2_mem_tap_logic_0.arc_tap_logic
[Signal]
idelay_ctrl_rdy
ddr2_mem_tap_logic_0
[Port]
ieee
ddr2_mem_tap_logic_0
[Library]
numeric_std
ddr2_mem_tap_logic_0
[Package]
PROCESS_162
(CLK)
ddr2_mem_tap_logic_0.arc_tap_logic
[Process]
RESET0
ddr2_mem_tap_logic_0
[Port]
RESET_CAL_CLK
ddr2_mem_tap_logic_0
[Port]
SEL_DONE
ddr2_mem_tap_logic_0
[Port]
std_logic_1164
ddr2_mem_tap_logic_0
[Package]
std_logic_unsigned
ddr2_mem_tap_logic_0
[Package]
tap_ctrl_0
ddr2_mem_tap_logic_0.arc_tap_logic
[Component Instantiation]
tap_ctrl_1
ddr2_mem_tap_logic_0.arc_tap_logic
[Component Instantiation]
tap_ctrl_2
ddr2_mem_tap_logic_0.arc_tap_logic
[Component Instantiation]
tap_sel_done
(defined in
ddr2_mem_tap_logic_0.arc_tap_logic
)
ddr2_mem_tap_logic_0.arc_tap_logic
[Signal]
unisim
ddr2_mem_tap_logic_0
[Library]
valid_tap_count
(defined in
ddr2_mem_tap_logic_0.arc_tap_logic
)
ddr2_mem_tap_logic_0.arc_tap_logic
[Signal]
vcomponents
ddr2_mem_tap_logic_0
[Package]
work
(defined in
ddr2_mem_tap_logic_0
)
ddr2_mem_tap_logic_0
[Library]
Author: M.Niegl
Generated on Tue Nov 4 00:50:28 2008 for BCM-AAA by
1.5.7.1-20081012