LFSR14_23A3.vhd

Go to the documentation of this file.

--**************************************************************
--*                                                            *
--*     The source code for the ATLAS BCM "AAA" FPGA is made   *
--*     available via the GNU General Public License (GPL)     *
--*     unless otherwise stated below.                         *
--*                                                            *
--*     In case of problems/questions/bug reports etc. please  *
--*     contact michael.niegl@cern.ch                          *
--*                                                            *
--**************************************************************

--**************************************************************
--*                                                            *
--*  $Source: /local/reps/bcmfpga/bcm_aaa/bcm_aaa/div/LFSR14_23A3.vhd,v $
--*  $Revision: 1.4.2.3 $                                         *
--*  $Name: dev $                                                 *
--*  $Author: mniegl $                                         *
--*  $Date: 2008/11/03 17:57:45 $                              *


--*                                                            *
--**************************************************************

library ieee;

use ieee.std_logic_1164.all;

use ieee.std_logic_arith.all;

use ieee.std_logic_unsigned.all;



entity LFSR14_23A3 is
  port(
    clock : in  std_logic;
    en    : in  std_logic;
    q     : out std_logic_vector(13 downto 0)
    );
end;



architecture RTL of LFSR14_23A3 is
  signal LFSR : std_logic_vector(13 downto 0) := (others => '0');
begin
  q <= LFSR;

  process(clock)
  begin
    if clock'event and clock = '1' then
      if en = '1' then
        LFSR(0)           <= LFSR(0) xor LFSR(1) xor LFSR(5) xor LFSR(7) xor LFSR(8) xor LFSR(9) xor LFSR(13) xor not(LFSR(0) or LFSR(1) or LFSR(2) or LFSR(3) or LFSR(4) or LFSR(5) or LFSR(6) or LFSR(7) or LFSR(8) or LFSR(9) or LFSR(10) or LFSR(11) or LFSR(12));
        LFSR(13 downto 1) <= LFSR(12 downto 0);
      end if;
    end if;
  end process;
end;

---

Author: M.Niegl

Generated on Tue Nov 4 00:47:04 2008 for BCM-AAA by  1.5.7.1-20081012