timewindow.vhd

Go to the documentation of this file.

--**************************************************************
--*                                                            *
--*     The source code for the ATLAS BCM "AAA" FPGA is made   *
--*     available via the GNU General Public License (GPL)     *
--*     unless otherwise stated below.                         *
--*                                                            *
--*     In case of problems/questions/bug reports etc. please  *
--*     contact michael.niegl@cern.ch                          *
--*                                                            *
--**************************************************************

--**************************************************************
--*                                                            *
--*  $Source: /local/reps/bcmfpga/bcm_aaa/bcm_aaa/coin/timewindow.vhd,v $
--*  $Revision: 1.3.2.6 $                                          *
--*  $Name: dev $                                                 *
--*  $Author: mniegl $                                         *
--*  $Date: 2008/11/03 17:57:43 $                              *


--*                                                            *
--**************************************************************

library ieee;

use ieee.std_logic_1164.all;

use ieee.std_logic_arith.all;

use ieee.std_logic_unsigned.all;






entity timewindow is
  port (
    CLK     : in  std_logic;
    UPPER   : in  std_logic_vector (5 downto 0) := "101110";
    LOWER   : in  std_logic_vector (5 downto 0) := "010000";
    VAL_IN  : in  std_logic_vector (5 downto 0);
    VAL_OUT : out std_logic_vector (5 downto 0);
    IN_TIME : out std_logic
    );
end timewindow;






architecture timewindow_arc of timewindow is
-------------------------- signals -----------------------------
  signal res_up  : std_logic := '0';
  signal res_dwn : std_logic := '0';

begin
  
  res_up  <= '1' when VAL_IN > LOWER else '0';
  res_dwn <= '1' when VAL_IN < UPPER else '0';

  IN_TIME <= res_up and res_dwn;
  VAL_OUT <= VAL_IN;
  
end timewindow_arc;

---

Author: M.Niegl

Generated on Tue Nov 4 00:47:06 2008 for BCM-AAA by  1.5.7.1-20081012